This paper describes the techniques to design low power series low dropout regulators (LDO) with low output noise and high power supply rejection (PSR). The noise analysis of the bandgap reference is critical to the linear regulator's output noise, since it represents the main source of noise. The necessary trade-offs that a designer faces are discussed according to the demands of modern IP cores. A precise theoretical noise analysis of a typical bandgap and LDO topology is presented, allowing the analogue designer to identify which are the trade-offs between power and noise, and decide the architecture and design criteria based on these constraints. A LDO and a bandgap with low noise, low power and high PSR are designed in a 0.35 m CMOS technology and integrated in a Power Management Unit (PMU). No decoupling capacitor is considered in the reference's output.
INTRODUCTION
A power management system contains several subsystems including linear regulators, switching regulators, and control logic that reconfigures each subsystem; 1 turning the outputs on and off as well as changing the output voltage levels, to optimize the power consumption of the device. Low dropout regulators have the advantages of a "quiet" operation when compared to a switching circuit such as a DC-DC converter, so they are usually employed in systems that require a low noise power source, meaning that they occupy a place of choice in multi-domain (analog, digital and RF) cores. LDOs are also used in applications where the input and output voltages have a small difference, such as battery-powered systems. Power dissipation, and thereby efficiency, can be improved as the dropout voltage decreases. Their low current consumption and low dropout voltage make LDOs a common solution in portable and RF applications. [2] [3] Modern LDOs are characterized by their ability to prevent fluctuations in the regulated output voltage due to input voltage variations, output noise and quiescent current. [4] [5] [6] These three operational factors are intimately related with each other. Power Supply Rejection (PSR) is a measure of how well the circuit rejects small-signal ac ripples coming from the input power supply over the frequency spectrum. 7 Thus, PSR represents a very important specification when the LDO is supplied by a noisy power supply and/or when switched circuits are present in the same die as the linear regulator. Some examples could be digital circuits, RF circuits, DC-DC converters, Charge Pumps, etc., PSR is strongly dependent on the gain-bandwidth (GBW) of the system. If the GBW increases, then the PSR increases. Moreover, PSR at dc is strongly proportional to 1/A 0 and to the transconductance of the pass device, where A 0 is the open-loop gain of the error amplifier. The output noise of a system is mainly given by flicker, thermal and shot noise, and feedback loops used in the design. 8 Based on the relevant types of noise in an electrical circuit, this paper presents a noise analysis of a low dropout voltage regulator and a bandgap voltage reference which allows the designer to quickly impose the trade-offs between power consumption and noise, along with PSR.
This paper is organized as follows: Section 2 presents the types of noise and how feedback impacts on the noise propagation, Section 3 presents a precise theoretical noise analysis of a typical bandgap and LDO topologies, and presents the corresponding optimization strategies, Section 4 describes the LDO and bandgap designed in 0.35 m CMOS technology and integrated in a Power Management Unit (PMU). Finally, Section 5 presents the conclusions of this work.
BACKGROUND

Types of Noise
Flicker noise is present in all active devices. It has various origins and it is always associated with a dc current. 9 The average power of flicker noise cannot be predicted easily. Depending on the "cleanness" of the oxide-silicon interface, flicker noise may assume considerably different values and such varies from one CMOS technology to another. Flicker noise is more easily modelled as a voltage source in series with the gate and is given by (1) .
denotes the appropriate device constants, and f 1 and f 2 are the lower and upper frequencies of the equivalent noise bandwidth. For a MOSFET transistor, the root-meansquare flicker noise produced by the drain noise current is given by (2) .
W , L, C ox , g m , and K x denote the transistor's width, length, gate capacitance per unit area, transconductance, and flicker noise process-dependent constant for a xMOS transistor, respectively. The inverse dependence of (2) on WL suggests that to decrease flicker noise, the device area must be increased. Flicker noise is also called 1/f noise because of the inverse dependence with frequency. It is believed that PMOS devices exhibit less 1/f noise than NMOS transistors because the former carry the holes in a "buried channel", i.e., at some distance from the oxide-silicon interface. Nonetheless, this difference between PMOS and NMOS transistors is not consistently observed. 11 Moreover, if the current consumption of a circuit is kept low enough, thermal noise will predominate over flicker, since flicker noise is proportional to the dc current in the device.
Thermal noise results from the random motion of charge carriers (electrons or holes) in a conductor, which introduces small fluctuations in the voltage measured across the conductor even if the average current is zero. 10 Thermal noise is one type of white noise and is proportional to the absolute temperature, although is independent of current flow. It can be modelled as a voltage placed in series with a noiseless resistor, and the root-mean-square value of the voltage noise source is shown in (3), where k is Boltzmann's constant, T is absolute temperature in Kelvin, and R is the resistance of the conductor in Ohms. Finally, shot noise is always associated with current flow and it is also spectrally flat like thermal noise. 12 It is caused by electrons or holes that, randomly, cross a potential barrier like a pn junction. Since the charges arrive in quanta, one electron at a time, the current flow is not continuous, but limited by the quantum of the charge carriers. Thus the instantaneous current, I n , is composed of a large number of random, independent current pulses with an average value, I D . Shot noise is generally specified in terms of its mean-square variation about the average value, as in (4), where q denotes the electron charge.
Feedback
Feedback loops can be problematic to the noise performance of a circuit if the closed-loop gain is high, which means a low feedback factor, . In fact, the noise present at the input is amplified, approximately, by 1/ . Considering an inverting op amp circuit, as shown in Figure 1 , the output rms noise voltage due to the thermal noise of the resistors is expressed in (5) .
It is shown by (5) that if increases, then the output rms noise voltage decreases. If is composed of resistors, then there will always be a compromise between noise, area and current consumption. If the resistor value increases, power consumption goes down but noise and area increase. Thus, if one wishes a low-noise solution, the resistor value must be low and consequently its current will increase, adding more power consumption to the system.
NOISE ANALYSIS
Low Dropout Regulator
A LDO is a closed-loop system which is commonly constituted by a voltage reference (V ref ), an error amplifier (A 0 )
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Noise Minimization for Low Power Bandgap Reference and Low Dropout Regulator Cores that controls the gate of a PMOS pass transistor (M PD ), and a resistive feedback network (R 1 and R 2 ). The total output noise of the linear regulator is given by different noise sources as illustrated in Figure 2 , where E R1 and E R2 are the thermal noise voltage sources of R 1 and R 2 resistors respectively, E bg and E in are the noise voltage sources of the reference voltage and of the error amplifier, respectively, seen at the input of the regulator, and I mos is the noise current source that models thermal and flicker noise of the pass transistor. Capacitors do not generate any noise, but they accumulate noise generated by other noise sources. When connected to an arbitrary resistor, it is possible to define the capacitor noise mean-squared value, E 2 extcap . Superposition method is used in all noise analysis to determine the output root-mean-square noise voltage of the LDO and bandgap. Hence, starting with the LDO, the feedback resistors contribute with thermal noise which is given by (6) and (7), where denotes the feedback factor given by R 2 / R 1 + R 2 .
The reference voltage used by the LDO is provided by a bandgap that may contain all types of noise. The contribution of this noise to the output voltage of the LDO is presented in (8) and strongly depends on the feedback factor.
The noise seen at the output that is generated by the error amplifier can be referred to its input using a voltage source (E inamp , and so the root-mean-square noise produced by the error amplifier is given by (9) .
The pass device introduces thermal and flicker noise, as described in (10) , where r ds is its drain-source resistance, K P is the flicker noise parameter of the PMOS transistor, g m is the transconductance.
To calculate the noise generated by the off-chip capacitor, a load resistor is considered in parallel with the capacitor. The output voltage across the capacitor is simply a first-order low pass filter where the thermal noise voltage source of the resistor is the input. Since the noise bandwidth is given by ( /2 f 0 , the power spectral density of the capacitor is given by (11) , where C L denotes the capacitance value.
Hence, since all noise sources are uncorrelated and using (6)-(11), the output mean-square noise voltage is given by (12) .
In this case, a very large output capacitor assumes a preponderant role because it allows the system to be stable, and it filters the output from noise that is generated in the circuit. Therefore, an ultra-low noise LDO with external capacitor can be easily achieved if:
• the closed-loop gain is low enough (it is rather difficult to change this specification because if the reference is already designed to a certain value, then the output voltage will change according to the new closed-loop gain);
• a low noise bandgap reference is used, which is a significant challenge-the reference rms noise voltage can be easily 200 to 300 V in a equivalent noise bandwidth from 10 Hz to 100 kHz if the design does not care about noise considerations;
• a large pass device (usually necessary to accomplish a certain dropout value) is used to improve flicker noise due to the increase in area (WL);
• the transistors used in the error amplifier are carefully designed so that current mirrors present low voltage gain (overdrive voltages around 200 mV, and good area) and the gain transistors, like the input differential pair, present high transconductances (very high width, sub-threshold operation for the input differential pair);
• the use of resistors, normally to compensation and PSR, in the error amplifier is avoided. The best solution as far as noise is concerned is to only use decoupling transistors that push the dominant pole to lower frequencies, helping PSR, noise and stability performances;
• the values of the feedback resistors is reduced, especially R 1 (but the same ratio to keep unchanged the output voltage value), however power consumption increases. One practical solution that overcomes this limitation is the use of diode-connected PMOS transistors, where the same value of resistance can be achieved, but the current drain of both transistors is greatly lower than compared to the resistor solution.
Bandgap Voltage Reference
A bandgap voltage reference is based on subtracting the voltage of a forward-biased diode (or base-emitter junction) having a negative temperature coefficient from a proportional-to-absolute-temperature (PTAT) voltage. This PTAT voltage results from the amplification of the voltage difference between base-emitter junctions with different sizes. Figure 3 shows a typical bandgap reference architecture that is used in the noise analysis.
The output voltage, V ref , is given by (13) , where m denotes the current ratio; n represents the bipolar transistors area ratio; is the voltage gain (a ratio of resistors); and V T denotes the thermal voltage of the bipolar transistors.
The most common ratios are m = 1 and n = 8, which results in the same current through the feedback branches and a good layout matching for the bipolar transistors (using common centroid). However, to achieve a low noise bandgap solution these parameters shall be revised, as it will be seen further in this work. The factor is used to trim the temperature curvature of the output bandgap voltage, and the resistor ratio must satisfy (14) , so that the output reference voltage presents a zero temperature coefficient (ideally).
The reference circuit shown in Figure 3 has two feedbacks: the positive feedback factor is constituted by R 2 , R 3 , Q 4 and M 2 , and the negative feedback factor is formed by R 1 , Q 3 and M 1 . The negative feedback must be greater than the positive feedback, because the system's transient response is dependent on the difference between the negative and positive feedbacks when large capacitive loads are used. Thus, an overall negative feedback has to be guaranteed, to keep the system stable and well-behaved in a transient response. The negative and positive feedbacks are given by (15) and (16), respectively.
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Noise reduction effort must target specially the bandgap core. In the remaining blocks it is important to use large transistors and minimize the use of resistors in order to reduce flicker and thermal noise. Therefore, in the master bias cell that generates biasing voltages and currents, in the internal regulator that possibly is used in State-of-theArt voltage references, in the output buffer that provides low output impedance to the circuit, and in the start-up and power-on-reset circuits noise follows the models presented in Section 2 and can easily be analysed. Thus, the noise analysis of the bandgap will focus the bandgap core presented in Figure 4 .
In terms of noise, the bandgap reference is a more complex structure than the LDO. Once again, the superposition method is used to analyse the bandgap's generated noise. Not only thermal and flicker noise is present in resistors and MOSFET transistors, but the bipolar transistors also introduce shot noise due to their potential barriers, along with thermal noise. Now let us re-write (15) and (16) to facilitate further expressions, as shown in (17) and (18) . Starting from the thermal noise produced by the feedback resistors, then thermal noise generated by R 1 , R 2 and R 3 is given by (19), (20) and (21), respectively.
MOSFET transistors, M 1 and M 2 , introduce flicker and thermal noise, as shown in (22) and (23) 
Referring the noise of the error amplifier to its input, the output mean-square noise voltage produced by the error amplifier is given by (24).
The bipolar transistors introduce thermal and shot noise. Their noise model is described as: two voltage sources that model thermal noise of the emitter and base contact resistances, and two current sources that model base and collector shot noise caused by current flowing through the junctions. In this work, it will only be studied the emitter thermal noise and the collector shot noise of both bipolar transistors. Therefore, the output mean-square noise voltages produced by the emitter contact resistance of Q 1 and Q 2 are given by (25) and (26), respectively.
The collector shot noise that Q 3 and Q 4 bipolars introduce at the output is given by (27) and (30); r b bx and r b ex are the base and base-to-emitter resistances of Qx bipolar transistor; C b e3 is the base-to-emitter capacitance of Q 3 bipolar; Z b e4 is the impedance between the base and emitter junctions of Q 4 bipolar and it is equal to the parallel of the base-to-emitter resistance and the base-toemitter capacitance; g m Qx denotes the transconductance of Qx bipolar transistor; r ex is the emitter contact resistance of Qx bipolar transistor; I Cx is the collector current of Qx bipolar transistor.
(27) K 1 and K 2 constants are given by (28) and (29).
From (19)- (27) and (30), it is now possible to define the output mean-squared noise voltage of the core of the bandgap, as shown in (31).
Despite the complexity of (31), thermal noise results from the use of the feedback resistors, R 1 , R 2 and R 3 , MOSFET and bipolar transistors. Flicker noise is exclusively introduced by the MOSFET transistors, where it is directly proportional to their transconductance and to the squared closed-loop gain. Shot noise results from the use of bipolar transistors to generate the output bandgap voltage reference, and increases proportionally to the number of charges passing through the junctions. In this work, shot noise can be negligible when compared to thermal and flicker noise values.
The total rms noise at the output node of the bandgap can be reduced if:
• the feedback resistors R 1 , R 2 and R 3 present low resistance in order to minimize thermal noise;
• the area of the current sources, M 1 and M 2 , is quite large and their transconductance the minimum possible;
• the feedback factors (positive and negative) are as high as possible since they always appear in the denominator of (31);
• the input-referred noise of the error amplifier presents very low noise;
• the emitter contact resistance is as low as possible in order decrease thermal noise in the emitter of the bipolar transistors;
• an additional internal or external bypass capacitor is added at the output of the bandgap.
Unfortunately, some of these topics lead the designer to higher levels of current consumption, so they have to be carefully considered.
LDO AND BANDGAP DESIGN
Circuit Design
The linear regulator is a positive low dropout voltage regulator capable of supplying up to 50 mA with the block diagram shown in Figure 5 .
The main features of this LDO are low power, low noise and high power supply rejection ratio (PSR) over the frequency spectrum. A series topology is used to regulate the supply voltage (V IN , where the error amplifier is supplied by the regulated voltage instead of V IN , because it conceives better immunity to power supply fluctuations. The regulated voltage is sampled, scaled and compared to a reference voltage (V BG , generated by a bandgap reference core. The error amplifier is a single-ended differential pair with an active load followed by a common-source output stage that generates an output current depending on the difference between the inputs. The schematic of the error amplifier is presented in Figure 6 . The negative feedback loop formed by the error amplifier and the sampling circuit (R 1 and R 2 ensures that the regulated voltage is maintained at the desired level. The control method used in the pass transistor (M PD is current based, meaning that the gate voltage of the pass transistor depends on the error amplifier's output current (I 3 , since I 2 changes (and, consequently, V G according to the difference between currents I BIASN and I 3 . Supposing that the output voltage is stable at the desired voltage and that for some reason its value increases, then the error amplifier detects it by the feedback network and I 3 increases; consequently, I 2 decreases to maintain the same value of I BIASN . Thus, the gate voltage of the pass transistor increases and the output voltage returns to the desired value again.
During the power-up of the LDO, the off-chip capacitor requests a large amount of current due to the fact that it is completely discharged. In order to ensure a fast turnon time, the current flowing through the pass transistor to the output capacitor could reach about 1 A. Hence, a current limiter was introduced that senses the gate voltage of the pass transistor and restricts the range of I 2 , meaning that the V SG of the pass transistor is such that the output current does not go above 200 mA (worst corner simulation). In the end, the settling time is increased by a couple of micro-seconds, but the output current is effectively limited.
This LDO also includes a shunt regulator transistor (M ST ) to improve load transients. This shunt regulator is particularly important in order to limit the over-shoot produced by a load change (from maximum to minimum current load). This is possible due to a fast current path from the output node to ground, discharging the external capacitor. The shunt regulator is also used during powerup, because the gate voltage of the pass transistor is low for an extra period of time allowing the output voltage to go above its desired value. This happens because the error amplifier has an inherent delay. Thereby, the shunt regulator rapidly decreases the output voltage, discharging the extra charge accumulated in the off-chip capacitor and leading the output voltage to its final and stable value (3.1 mA of current flowing to ground), thus avoiding a high over-shoot. In a load transition from maximum to minimum current, the current flowing through the shunt regulator reaches 2.9 mA (typical) and 6 mA (worst corner simulation). Fortunately, this only happens in a very short period of time and under load transients.
The top specifications for the LDO were previously defined as an output rms noise voltage of 30 V integrated between 10 Hz and 100 kHz, power consumption around 50 A when load requests 50 mA and a PSR of 80 dB @ 100 kHz. Some considerations are taken in order to reduce the LDO's output rms noise voltage, but also focusing the design to a low power and high PSR solution. The external capacitor (it can be seen as a bypass capacitor as far as noise is concerned) provides a quite significant improve in the overall generated noise, because its large capacitance value reduces the bandwidth of the system, improving noise performance. Even if the rms noise voltage that results from the feedback resistors, error amplifier, closed-loop gain and pass device is 30 V, it is sure that the output rms noise is lower. The first stage of the error amplifier consumes 8 A and although it could be reduced, the load regulation performance would be degraded due to the decrease of slew-rate of the amplifier. The voltage gain of the error amplifier's first stage is 40 dB where the input differential pair is working in sub-threshold region. The consequent input voltage error is 1 mV. The current of the feedback resistors represents a strong trade-off between current consumption and noise, as showed in (12) . Thus, to maintain a relatively low noise in the resistors, their current is set to 12 A instead of a lower value, contributing to an overall noise that meets top specifications. The size of the transistors of the error amplifier is quite large (80 m 2 for the input pair) to reduce low frequency (flicker) noise. The current control of the pass device also uses large transistors to contribute to a low noise LDO. The most critical parts of the circuit, as far as low power is concerned, are I BIASN (shown in Fig. 5 ) and the current limiter because they have a static current consumption of 16 and 14 A, respectively.
Since the linear regulator needs a reference voltage, a bandgap voltage reference was also designed. Both cores were integrated in a PMU with a DCDC, a charge pump, with trimming, configuration and design-for-debug circuitry. 13 The bandgap core has several current reference outputs to bias the different PMU's blocks. The block diagram of the bandgap reference is presented in Figure 7 . The design of the reference was intended to be portable, meaning that it presents high performance specifications, and the necessary modifications to either a low noise or low power application are quite small based on the analysis made in Chapter 3. Top specifications for the bandgap were a PSR of 100 dB @ 10 Hz and 50 dB @ 1 MHz, supply voltage between 3.1 V and 5.5 V, driving capability, low noise using no external and/or internal large capacitor and a current consumption of about 15 A. Based on the design experience of low dropout regulators and their performance in terms of power supply noise immunity, the bandgap reference uses a regulated voltage to supply both the amplifier of the bandgap's core and the output buffer. This approach has the advantage of high PSR, although the design is much more complex due to the feedback loops involved in the circuit. The power-up of the bandgap can be summarized as: the biasing block (which is not presented in Fig. 7 ) generates temporary voltages (V CASCN , V BIASP and I BIASN that are used to bias the pass transistor (M PASS with a low voltage, allowing V INREG to increase; by the time, V BGAUX is equal to the bandgap voltage value, the biasing block generates biasing voltages based on V INREG and, therefore, the temporary voltages can be turned-off. After this change, the circuit will be supplied by V INREG instead of V IN , resulting in a higher PSR.
14 V BGAUX is, in fact, the bandgap voltage, although a buffer is needed because the core has to drive current (approximately, 10 A) to the next cores of the PMU. V INREG is given by the V BGAUX voltage plus the gateto-source voltage of transistor M S and its value is set to 2.2 V. The error amplifier is a folded cascode topology and the buffer is a single-ended differential pair with active load to minimize area and current consumption.
Current consumption is set to the minimum required by the blocks to satisfy top specifications such as quiescent current and power-up time. Nevertheless, the core circuit of the bandgap is consuming 8.5 A which is not a good value if one needs an ultra-low power reference. In fact, it could be designed to consume much less current from the supply, but that would imply more noise at the output. Using the architecture of Figure 7 , and assuming a total quiescent current of 9 A, the simulated output rms noise voltage of the bandgap would be 240 V. Making use of this quiescent current value as first step, one can first try to increase the bipolar transistors ratio, in order to decrease the overall noise, as (31) suggests. If the ratio doubles (A 4 /A 3 = 16), using (14) it is evident that the resistor value of R 1 and its generated noise decreases by 25%. It is also useful to increase the current ratio from I 1 /I 2 = 1 to I 1 /I 2 = 2, because, from (14) , the resistor ratio, R 1 /R 3 , decreases, allowing R 1 to have an even lower value. Moreover, the area of M 1 and M 2 can be increased, conceiving better matching when running Montecarlo simulations and less flicker noise. However, their drain current must be kept as low as possible so that the transconductance is not compared to the area, resulting in an area cost with no improve in noise. Hence, the quiescent current of the bandgap's core was left to 8.5 A, where M 1 and M 2 drain currents are 3 A and 1.5 A, respectively. Moreover, if the area of Q 4 is increased, it results that the current density ratio between I 1 and I 2 increases, and also the delta between the emitter-base voltages of the bipolar. This assumption imposes an additional area cost due to the fact that bipolar transistors occupy a large area, although the overall result is a decrease in the noise generated by the bandgap's core. Another useful tip is V EB multiplication, 15 where a Darlington configuration is used for the bipolar transistors and the resistors values can be greatly decreased, resulting in a minimum thermal noise from the resistors and bipolars. A major disadvantage of this solution is the increase in power consumption and the requirement of a higher supply voltage because the bandgap voltage value will increase. It is particularly difficult to limit noise in the design of ultra-low power bandgap reference (below 5 A of quiescent current). The resultant current consumption of the designed bandgap is 16 A (8.5 A for the core), and the output rms noise voltage is 120 V. This is a major improvement when compared to the initial value of 240 V (I Q = 9 A) with I 1 /I 2 = 1 and A 4 /A 3 = 8.
Once again, the output rms noise voltage can be further decreased by introducing an off-chip capacitor of a few nano-Farads or using an on-chip RC low pass filter (area cost). This solution clearly has some drawbacks: if the bandgap uses an output buffer in order to conceive low output impedance, then an ac open-loop must be revised to ensure that phase margin is not degraded, further causing instability; power-up time is increased if the designer does not guarantee an increase in the output current; board space is diminished resulting in an extra connection to the pcb ground.
Moreover, the bandgap reference core adds a trimming circuit that is used to guarantee the typical temperature curvature, whatever is the battery-supply voltage, the type of transistors, resistors and bipolar transistors which result from the fabrication process. The trimming circuit is composed by a 3-bit decoder, resistors and switches. The current flows through the resistors selected by the digital word
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Noise Minimization for Low Power Bandgap Reference and Low Dropout Regulator Cores at the decoder input. The decoder ensures that only one switch is enabled at a time, reducing the influence of the switches' drain-to-source resistance to the minimum. Figure 8 presents the layout of both cores implemented with a standard CMOS, single well, 0.35 m technology.
Simulation Results
The simulation conditions used to characterize both cores are a supply voltage ranging from 3.1 to 5.5 V (typical is 4.3 V), an operating junction temperature range of [−40 ; 125] C (typical is 25 C), a 4.7 F output ceramic capacitor with an ESR of 8 m and ESL of 1.55 nH for the LDO core, and process variations considering 4 types of mosfet transistors (worst-power, worst-speed, worst-one and worst-zero), 3 types of bipolar transistors (high-speed, high-beta and low-beta), and 2 types of resistors (worstpower and worst-speed).
The bandgap and LDO cores are separately simulated in order to characterize each one and to ensure that there is no influence from one to each other. The difference of results when both cores are connected is felt in terms of noise, because the noise voltage seen at the output of the LDO results from its own generated noise and the one generated by the bandgap. Thus, intended for use in battery-powered applications, post-layout simulations show that the low power LDO presents a dropout voltage of 170 mV (typical) at 50 mA of load current. Figure 9 presents a transient response of the proposed LDO in respect to its power-on and load transient response. The use of an external capacitor helps reducing the over-shoot when load changes from 50 mA to 0 mA, and also the under-shoot experienced when load changes in the opposite way. The shunt regulator transistor does also provide an extra improvement in an over-shoot situation. Considering a load change of 0 to 50 mA and typical supply voltage, the regulated voltage suffers an under-shoot of 21.3 mV (typical); and from 50 to 0 mA the over-shoot is 20.9 mV (typical). A line transient was simulated and it can be observed in Figure 10 . Over and under-shoots are smaller when compared to a load transient, which demonstrates that load changes does affect more the response of the regulator, due to pole movement in its frequency response. Considering a line change of 3.1 to 5.5 V with an output current of 50 mA, the regulated voltage suffers an under-shoot of 2.9 mV. In terms of current consumption, Figure 11 shows the quiescent and output currents transient of the proposed LDO. The functionality of the current limiter is well identified in the quiescent current response. As soon as enable goes high, the pass device allows a 200 mA maximum current flowing from the supply to the external capacitor, and consequently, the output voltage increases. Moreover, it is also clear that the shunt regulator transistor avoids an even higher over-shoot in the output voltage when it finishes the ramp up to the final and desired value. The limitation is set to 100 mV above 2.4 V and at this point the current flowing to ground reaches 3.1 mA (typical). Likewise, when load changes from 50 to 0 mA, the shunt regulator allows a fast ground path that discharges the output capacitor and avoids a higher over-shoot in the output of the LDO. In this case, the ground current reaches 2.9 mA (typical). The quiescent current is 50 and 54 A when the output current is 0 and 50 mA (typical), respectively. Figure 12 denotes the typical PSR performance obtained with the architecture proposed in this work when the output current is 50 mA and 5 A. In the first case, the PSR of the LDO is 120 dB @10 Hz and 90 dB @ 100 kHz (typical). One can also conclude that the PSR of the second case is comparable to the first one, despite the region from 100 kHz to 2 MHz where the slope of the curve gives around 120 dB @ 2 MHz. Obviously this condition means that the next system supplied by the LDO is in idle or sleep mode, because typically LDOs are used to provide a large amount of output current but also a constant and stable voltage. Figure 13 shows a 96 corner simulation of the PSR performance of the LDO. The low frequency accuracy greatly depends on the open-loop gain of the system, thereby the curves present that spread which is the typical behaviour of a PSR simulation over corners. The observed high immunity to fluctuations on the supply voltage makes this LDO a good solution to noisy-applications. The output noise of the LDO is shown in Figure 14 , where it is considered an ideal voltage reference in order to clearly identify the noise generated by the LDO, isolated from the bandgap reference. The total output rms noise voltage integrated between 10 Hz and 100 kHz is 21 V, where flicker noise represents the bottleneck to a better overall noise performance. The area occupied by the LDO is 0.09 mm 2 which is mainly due to the width of the pass device.
With respect to the bandgap reference, Figure 15 shows the power-on and its quiescent current transients. Despite the over-shoot experienced in the power-up, the output reference is a stable and constant 1.21 V voltage. The simulated quiescent current is 16 A (typical). Simulation results presented in Figure 16 show that the bandgap has a high PSR all over the frequency spectrum, 130 dB @ 10 Hz and 70 dB @ 100 kHz. In terms of PSR, both bandgap and LDO present high performance. However, if the difference between them would be higher, the overall PSR performance would be degraded, assuming that the cores are connected as they should be in an IP/IC LDO product. The output noise voltage can be observed in Figure 17 and is equal to 120 V when integrated between 10 Hz and 100 kHz. It is clear that flicker noise is the preponderant noise source in the circuit, although, thermal and shot noise (both spectrally flat) also introduce a substantial positive "offset" in the spectral density. Figure 18 shows the functionality of the trimming circuit, where it is possible to change the output voltage depending on the digital code (bgtrim). Thus it is possible to adjust it to the temperature of operation. The bandgap reference has a temperature coefficient of 15 ppm/ C considering the temperature range of [−40; 125] C, which is a typical value to a first-order temperature compensated bandgap circuit. Table I presents a comparison between the LDO implemented and other recently published works. [16] [17] [18] [19] By analysing Table I , we can conclude that line and load transients are within the common specifications of the LDOs. Ref.
[16] presents a low power LDO with an output noise 87% above and half the current consumption of the proposed implementation. The noise reported for the LDO in Ref. [17] is a good result, but the current consumption stated is defined for a current load of 0 mA instead of full load, making a comparison impossible. The current consumption reported by Refs. [18] [19] is high above the one in the proposed linear regulator, which allows a better output noise value when integrated in the same bandwidth. Moreover, the specifications table of Ref. [18] presents an output rms noise voltage of 6.5 V, considering a frequency range from 0.01 to 100 kHz; although the corresponding graphical simulation shows a different frequency range of 0.1 to 100 kHz. This leads to inconsistence in the results because flicker noise located between 10 and 100 Hz is quite relevant to the overall output noise. Typical simulations show that at 100 Hz, the output rms noise voltage of the LDO in Ref. [18] is 50 nV above the simulated results of the proposed LDO. An external bypass capacitor of 10 nF is also added in Ref. [19] in order to improve the output noise voltage. Simulation results show that the proposed topology can present a total output rms noise of 40 V if the current consumption of the bandgap reference changes from 16 A to 66 A and the LDO is kept unchanged.
The PSR of the proposed work is high above the published works: PSR@100 kHz in this work is above or 
CONCLUSION
A precise theoretical noise analysis of a typical bandgap and LDO topology was presented, allowing the analogue designer to identify which are the trade-offs between power and noise, and decide the architecture and design criteria based on these constraints. Not only does the proposed regulator is low power, but it provides high PSR. The proposed LDO is capable of supplying 50 mA of load current; it exhibits an output root-mean-square noise voltage of 21 V and consumes 54 A. The PSR is 120 dB @ 10 Hz and 90 dB @ 100 kHz. The bandgap reference was chosen as a compromise between quiescent current and noise for this low power PMU: for a quiescent current of 16 A, the output rms noise voltage achieved, with no bypass capacitor, is 120 V.
The noise performance of the LDO is greatly affected by the noise in the voltage reference used-the bandgap output. Therefore, a major constrain when designing a low noise LDO is the power budget for the bandgap which severely limits the noise performance of the reference voltage. Lower output voltage values lead to lower output rms noise in the LDO, since the thermal noise of the feedback resistors decreases, while the power consumption remains the same.
The architectural approach of adding a dedicated series regulator in the supply of the bandgap proved to be a very effective solution, leading to significantly higher PSR than recently published works.
Simulation results show that a total rms noise reduction to 40 V can be achieved if the power consumption of the linear regulator plus reference changes to 120 A (increasing only the bandgap current). Exercising this design flexibility clearly shows the advantages of the presented solution when compared to recently publish similar LDOs.
